Tuesday, February 1, 2022

Anna University EC8095 VLSI Design Nov Dec 2021 Question Paper

Anna University

Question Paper Code : 40431

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2021.

Sixth/Seventh Semester

Electronics and Communication Engineering

EC 8095 – VLSI DESIGN

(Common to : B.E. Electrical and Electronics Engineering/B.E. Electronics and Instrumentation Engineering/B.E. Electronics and Telecommunication Engineering/ B.E. Instrumentation and Control Engineering/B.E. Robotics and Automation)

(Regulations 2017)

Time : Three hours Maximum : 100 marks

Answer ALL questions.

PART A — (10 x 2 = 20 marks)

1. How does a transmission gate produce fully restored logic output?

2. Define low noise margin and high noise margin of a CMOS inverter.

3. State the operations performed during pre charge and evaluate phase of dynamic circuits.

4. List the sources of power dissipation in CMOS circuits.

5. What is meant by bistability?

6. Define clock skew in digital circuits.

7. Draw the circuit diagram of 1-bit binary shifter using MOS transistor.

8. State the need of a sense amplifier in a memory cell.

9. List the common techniques for ad hoc testing.

10. What are the limitations of IDDQ testing?

Attachments:

PDF Link : Click here to download Anna University EC8095 VLSI Design Nov Dec 2021 Question Paper

Scanned Copies:

Duraimani

B.E Civil Engineer Graduated from Government College of Engineering Tirunelveli in the year 2016. She has developed this website for the welfare of students community not only for students under Anna University Chennai, but for all universities located in India. That's why her website is named as www.IndianUniversityQuestionPapers.com . If you don't find any study materials that you are looking for, you may intimate her through contact page of this website to know her so that it will be useful for providing them as early as possible. You can also share your own study materials and it can be published in this website after verification and reviewing. Thank you!